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ABSTRACT 
Comparators are one of the most fundamental building blocks in all electronic 
systems involving analog and digital information. A comparator’s performance, or the 
accuracy of its output, is determined by the comparator’s offset voltage, which includes 
random offset and systematic offset. To guarantee the overall performance of an entire 
electronic system, offset-trimming techniques are often necessary to reduce inaccuracy. 
This study analyzes the offset errors in a representative comparator structure and describes 
an auto-calibration technique to systematically and significantly reducing the offset. The 
auto-calibration technique involves trimming of the comparator input transistor pair. 
Various trimming-switch structures are considered and compared, such as constant-sized 
drain switch (CDS), constant-sized gate switch (CGS), constant-sized source switch (CSS), 
binary-weighted source switch (BSS), and constant size split-source switch (SSS).  The 
comparator and the offset auto-calibration circuits are designed using the GlobalFoundry 
0.13μm process. Then an offset trimming algorithm, which is written on MATLAB, is 
applied to these circuits. Afterwards, the results are collected and analyzed. A comparison 
of linearity and trimming range (TR) achieved with different trimming switch structures is 
performed to demonstrate advantages and disadvantages of each switch scheme.  The 
results are also plotted in a histogram to show the normal distribution of each scheme. 
Finally, offset cancellation technique is implemented in an operational amplifier (Op Amp) 
circuit with further analysis and comparison to prove the methodology. 
1 
CHAPTER 1.    INTRODUCTION 
1.1 Comparator Concept 
A comparator is an amplifier used in an open-loop configuration. The comparator’s 
major function is to compare two analog current or voltage signals, one of which is 
typically a reference signal, and then to generate a binary output signal showing which one 
is larger. Basic comparator symbols and transfer functions are shown in Figure 1.1, and the 
idealized function is given in Eq. (1). 
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Vo 
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Vp - Vn 
 
                                            (a)                                        (b) 
Figure 1.1 Comparator symbol (a) and transfer function (b) 
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1.2 Applications of Comparators & Influence of Offset Voltage 
Among today’s circuit structures, low-offset comparators are widely used, and they 
play an extremely significant role in applications such as analog-to-digital converters 
(ADC), switching converters, Light-emitting diode (LED) drivers, and level shifters. The 
input offset of a comparator is the input voltage at which its output changes from one logic 
level to the other [1]. Ideally, the offset value is zero, but both random and systematic 
offsets exist in practical comparators because of device mismatches and inherently 
unbalanced architecture.  
2 
Offset voltage is erratic and can vary randomly between one circuit to another, even 
if they are produced from the same design [9]. In addition, a high offset value can 
negatively affect the functionality of circuit application. One of major error sources in flash 
ADCs and successive-approximation ADCs is comparator offset, including offset errors 
associated with pre-amplifiers, comparators, and resistive references, shown in Figure 1.2. 
Such offset mismatches could generate wrong comparison results and introduce 
detrimental nonlinearity to ADC accuracy [2], [3].  
Successive
Approximation
Register
VA 
Analog output
DAC
CLK
MSB
LSB
Comparator
VD
 
Figure 1.2 Comparator in SAR ADC 
In a switching regulator, the comparators are widely used in a pulse-width 
modulation (PWM) control loop, as shown in Figure 1.3, to compare the output of an error 
amplifier with a fixed ramp signal to determine the instant result stored in an RS latch, thus 
affecting the duty cycle [4]. A large offset would trigger reset or set signal for RS latch, 
resulting in a wrong decision. Wrong signal will turn on high side FET or low side FET in 
a wrong sequence and the switching converter will have glitches.  For an LED driver, show 
3 
in Figure 1.4, comparator offset could also lead to incorrect control of the voltage across 
the LED and cause it to become unstable and exhibit blinking issues.   
Vref
Control
PWM 
comparator
Error 
amplifier
Neg
Pos (ramp 
signal from 
oscillator)  
Figure 1.3 Comparator in DC-DC converter 
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Figure 1.4 Comparator in LED driver 
Comparators are also widely used in a variety of industrial fields to generate time-
sequence signals. When complicated electronic devices are powered on, the supply voltage 
is the first signal to be turned on, followed by subsequent signals. How and when other 
4 
signals should be generated has become a critical issue. In such situations, comparators can 
be used to create “ready” signals to time the sequencing. Similarly, if the ready signal is 
mis-triggered by large offset voltages, the power on sequence will lead to mistaken 
decisions and consequently disordered time sequences. 
1.3 Trimming Method 
p2
Ca 
Vos
Ideal Comparator
p1
p2
p1
p1
 
Figure 1.5 Autozeroing technique  
To avoid such failures, usually, increasing the sizes of comparator input pairs will 
give more accurate matching, resulting in smaller offsets and larger transconductances 
(gm), but it will increase the cost of area and power consumption. While systematic offset 
can be greatly reduced by precise design, unpredictable random offsets still exist [6]. Auto-
zeroing techniques, shown in Figure 1.5, are extensively used to measure offset voltages 
and cancel them out using switched-capacitor circuits [5], in which an offset value is stored 
on capacitor Ca during a p1 phase and cancelled on a p2 phase. So the ideal output remains 
unaffected by the offset value. 
An alternative offset cancellation technique. called chopping, which modulates the 
offset up into frequencies beyond the signal band and filters it out, has been introduced in 
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analog circuit applications [7]. Both methods may suffer from charge injection issues 
caused by switched capacitor circuits [5]. Besides, clock signals are necessary along with 
switching capacitor circuits to synchronize the switching phase. The generation of clock 
frequency will require more functional blocks such as oscillators, phase-locked loop (PLL), 
which makes control systems more complicated and more expensive. The general 
underlying concept of these two methods is to position elements around the amplifier so 
that offset voltages and noise can be treated differently than signals.  
It is also possible to cancel offset voltages by injecting an additional DC signal that 
opposes the offset. For example, during wafer fabrication, post-fabrication laser trimming 
on an automatic test equipment (ATE) platform can effectively correct process shifts that 
change the device’s electrical parameters [8]. Figure 1.6 shows the PCI eXtensions for 
Instrumentation (PXI) Instrumentation Platform whose operation is fully automatic after a 
programmable input setup.  
 
Figure 1.6 PXI Instrumentation Platform (ATE) 
During the design process, offset trimming results is usually controlled by changing 
passive components. Resistor trimming is the most common method used to achieve an 
ideal offset value because it can easily be designed as a straightforward topology. For 
example, a bandgap reference is the most important cell in circuit start-up blocks, because 
it generates all voltage references in a circuit system. The reference voltage (usually 1.25V) 
must be perfectly exact in a wide standard deviation range. Without such trimming, the 
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temperature coefficient of the bandgap voltage may change the reference voltage too much 
in both hot and cold temperatures. In order to get a ± 1% accuracy bandgap voltage over 
six sigma range, trimming is necessary. Figure 1.7 shows a bandgap with tunable trimming 
resistor R2, and reference voltage expression is given in Eq. (2). In a one-time trimming 
process, the first step is to find the best temperature coefficient code. The method of 
choosing this code is to find which code can result in the flattest output voltage curve over 
application temperature ranges. Then the bandgap voltage will be the voltage on that curve 
at room temperature. Combined with resistive gain boost, which does not affect 
temperature coefficient, 1.25V reference voltage can be achieved. After running process-
variation simulations, the maximum and minimum output voltage for working temperature 
range is limited by previously chosen temperature coefficient code. Ideally, a voltage with 
1% percent change over 1.25V is a zero-temperature coefficient one. As for analog 
implementation of trimming circuits, all trimmable resistors will be controlled by logic 
circuits, and these logic circuits will be controlled by registers. Registers can be written 
with different values on an external pin. During the testing process, test engineers will use 
the PXI instrumentation platform with automatic setting mentioned above to choose 
different register codes for obtaining the best temperature coefficient curve. 
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Figure 1.7 Kuijk bandgap with tunable resistor 
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Even though the trimming can be done on automation bench, such a testing process 
would consume a great deal of labor and become very time-consuming.  Because of this 
and increased demand for chip-trimming, portions of ATE based trimming have gradually 
moved to on-chip design [8]. An on-chip self-trimming approach auto-calibration is 
attractive because the trimming processes can be performed inside circuits with proper 
clock signals. This will not need test engineers to operate offset trimming outside, so that 
it can greatly decrease labor cost. Besides this, on-chip trimming is also easier to perform 
without inserting probes into wafer or burning fuse-links, and it is also applicable to 
adjustment of many on-chip parameters values (offset, voltage, current, resistance, 
capacitance, etc.) [8]. Its biggest disadvantage is that it is always more complicated than 
R1  
 Q1  Q2
R2 
 R3
Vo 
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conventional trimming, implying necessity of more control circuitries. Moreover, more 
registers mean that larger die area will be needed, and the total die size can be much larger 
if multiple trimming processes are implemented.  
1.4 Motivation 
As discussed earlier, a comparator is a particularly important structure in almost all 
microelectronic circuits, and offset voltage is one of the most crucial specifications in 
evaluating comparator performance. On-chip self-trimming method is becoming 
increasingly popular due to its advantages. A detailed on-chip trimming approach to 
comparator like circuits should be investigated and discussed. Different types of switches 
for trimming transistors can lead to different performances. Comparison between these 
switches is also necessary.  
Furthermore, circuits like operational amplifier (Op Amp) can also incorporate an 
on-chip self-trimming method because the similarity between Op Amps and comparators. 
Then the method of translating it from a comparator application to an Op Amp application 
should be explained. 
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CHAPTER 2.    SELF-TRIMMED COMPARATOR 
Open-loop comparators are operational amplifiers (Op Amps) without 
compensation to which pre-amplifiers can be added to amplify the signal for obtaining 
higher resolution and reducing kickback effects [1]. For a typical comparator, the 
preamplifier will form the first stage. A Schmitt trigger will be the second stage, and it is 
Figure 2.1 Open-loop comparator 
followed by a third stage inverter stage. As shown in Figure 2.1, this comparator is a 
specific designed comparator for this thesis work, and the design details will be introduced. 
The offset analysis based on this comparator will also be performed. 
2.1 Pre-amplifier 
Comparator stages can be divided into pre-amplifier stages, Schmitt trigger and 
inverter stages. A preamplifier, used to increase comparator speed, can be built to amplify 
the input signal up to a level large enough to trigger the inverter stage to make a comparator 
flip.  
Left Right
Input pair
Vb
Vp Vm
cal_done
comp_out
M1
cal_done_b
comp_out_b
M2
R1
R2
R3
R4
Vo1
Vo2
comp_out
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Pre-amplifier inverter
comp_out_b
M4
Iref
M5
M3
Schmitt trigger
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Since we know that the gain-bandwidth product of a comparator is usually constant, 
preamplifier design criteria can be considered a tradeoff between speed and bandwidth. For 
the design considered here, the comparator has three pre-amplifier stages, each with gain 
of about 20dB.  
2.2 Hysteresis        
2.2.1 Definition 
Hysteresis will usually be added after a pre-amplifier stage to reduce the noise 
effect caused by the final pre-amplifier stage, and combat mis-triggering that could lead to 
an incorrect comparison result.           
 Hysteresis is the comparator quality whereby the input threshold changes as a 
function of input (or output) level [6]. The original idea of creating hysteresis is to generate 
positive feedback to change the threshold value once it has been exceeded. For example, 
once a signal changes from low to high, the rising threshold value is decreased so that the 
existing high signal will not turn back to be low as if it lies within the hysteresis range, as 
shown in Figure 2.2. Hysteresis can always be added with a Schmitt trigger to reduce its 
sensitivity to noise. 
VOL
VOH
Vout
Vin
Vref_low Vref_high
 
Figure 2.2 Hysteresis of the comparator 
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Different rising and falling threshold values can ensure that, once the comparator 
is triggered, it will not be affected by small error sources such as noise.  After adding 
hysteresis window, if the noise is no large than the hysteresis range, then the comparator 
will not be mis-triggered.   
VOVin
 
Figure 2.3 Schmitt trigger symbol 
2.2.2 First Hysteresis: Schmitt Trigger 
VDD
M5
M4
M3
M2
M1
M6
Vin Vout
VSS
VN
VP
Pre amplifier Schmitt trigger
 
Figure 2.4 Schmitt trigger circuit 
A Schmitt trigger is a standard block widely used to generate hysteresis. The 
symbol for a Schmitt trigger is shown in Figure 2.3. It is similar to an inverter except with 
more precisely defined trigger points, as shown in Figure 2.4.  
12 
Circuit operation is as follows: If we assume that Vin is low, Vout will be high, and 
M3, M4 and M5 will so be on, while M1, M2 and M6 will be off. As Vin begins increasing 
from zero toward VDD, M2 gradually begins to turn on, resulting in closure of M3. Because 
of the M3 drain connection to VDD, positive feedback causes the Vgs of M2 to become 
larger, and M2 is further turned on by this positive feedback, and eventually both M1 and 
M2 are on and the output becomes zero. Similarly, the PMOS side creates hysteresis when 
Vin transitions from high to low. In this comparator, only one side of the Schmitt trigger is 
implemented because we want the comparator to work if Vin is larger than Vref, meaning 
that there is no hysteresis as Vin transitions from low to high.  
2.2.3 Second Hysteresis: Intended Resistor Mismatch 
Another type of hysteresis is implemented in the first stage of the pre-amplifier of 
Figure 2.5.  M1 and M2 work as switches and R1 + R2 = R3. When Vp < Vm, R4 is shortened 
by M2 and R1, R2, R3 are connected, and the circuit becomes balanced. When Vp > Vm, R2 
is shortened by M1, R3 + R4 > R1, and so hysteresis is created. Note that the size of M2 must 
be large for minimizing mismatch induced by its Ron. During comparator calibration, 
hysteresis should be disabled or else the calibration system will treat it like offset. The 
control logic is energized by a cal_done signal and logic gates. When the comparator is in 
its trimming phase, cal_done = 0, cal_done_b = 1, meaning M1 is off, M2 is on, and the 
hysteresis is disabled.  
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Figure 2.5 First stage of preamplifier 
2.3 Offset Characterization 
2.3.1 Overview 
 Mismatch is the main contributor to high offset and low common mode rejection 
ratio (CMRR). Offset results from device mismatches [12]-[14], i.e., mismatch between 
first-stage resistors, mismatch of threshold voltage (Vth) and the size of input pair 
transistors, mismatch between current sources, as well as different current sinking 
capability of transistors.  
For a static comparator, offset is caused by µCox and Vth mismatch, while for a 
dynamic comparator, offset is caused by imbalanced parasitic capacitances [17]. The 
comparator considered in this work is an open-loop static one, so the analysis will be based 
on static offset error, which can be divided into random offset and systematic offset. Both 
make contributions to total offset.  
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2.3.2 Mismatch in Circuits 
Pelgrom parameters [18] are usually used to describe mismatches of the µCox and 
the threshold voltage Vth. Pelgrom parameters are process parameters which are 
represented by Avth and AWL.  
 Process variation causes mismatch occurring in variation during factory transistor 
manufacture. Length, width, oxide thickness, and other variables vary for each device. As 
devices become smaller and smaller, even though the absolute error range may not change, 
mismatch percentage increases.  
2.3.2.1 Device mismatch 
 Both transistor-level design and layout style can affect total mismatch. Transistor-
level design is most vulnerable to parametric yield issues caused by process variations 
during manufacturing. Although a minor change may only lead to a small variation for a 
single transistor, considerable variation can occur because there are hundreds of millions 
of transistors in one system. Temperature and humidity in areas have big effects to wafers’ 
manufacturing. Variation in key parameters such as gate oxide thickness and doping area 
can also change transistor performance.  
Manufacturing 
Variations
Global Process 
Variations
Gradient Effect
Local Random 
Variations
Local Device 
Variations
 
Figure 2.6 Manufacturing breakdown 
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All the factors described are known to cause local device variation. In Figure 2.6 
[19], manufacturing variations are categorized into two main parts: global process variation 
from wafer to wafer, and local device variation that includes gradient effects and random 
local variations [19]. As mentioned earlier, layout style can also affect total mismatch. 
Since gradient effects are known to contribute to random mismatch, an important technique 
called common-centroid layout is widely used to minimize mismatch. In this work, the use 
of common-centroid layout is assumed, and the analysis will focus on local random 
variations.  
2.3.2.2 Offset estimation with tool 
The usual way to estimate effects of process variation is to run Simulation Program 
with Integrated Circuit Emphasis (SPICE) simulations in Cadence over digital process 
corners provided by the manufacturing foundry in a process design kit (PDK). Digital 
process corners, provided by the foundry, are typically determined by Idsat characterization 
data for N and P channel transistors. Positive and negative three sigma values could be 
selected to represent fast and slow corners for such devices [20]. If the model is sufficiently 
accurate, the estimation should be able to cover all potential problems caused by global 
variations, although digital process corners have limitations in two respects [20]: 
1.  Digital corners account only for global variation, and they are represented as 
“slow” and “fast” in digital design context. 
2. Digital corners, mainly developed for digital design do not include effects of 
local variation that is critical to analog design.  
 The fact that corners only cover global variational effects means that, for local 
simulation, the offset should not vary too much over the corners, and it is important to run 
other simulations to estimate the real offset more accurately.  
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Monte Carlo (MC) simulation is the most dependable and commonly used method 
for measuring the effect of process variations. Although MC simulation includes different 
statistical methods, simulation results always provide us with an accurate estimation of 
yield because the basic idea underlying MC analysis is to simulate many random statistical 
samples based on statistical process models. [20] In the circuit design tool Cadence 
Virtuoso, MC simulations are usually performed using the circuit simulator SPECTRE that 
can use a MC algorithm to generate a set of circuit variants for determining randomness 
variation. If the models are accurate enough, simulation results can represent real local 
variations and the sigma value, which is an important parameter for estimating yield. Note 
that, in Cadence MC simulation setup, both process and mismatch can be included, but 
only mismatch should be considered for estimation of local variation. For corner setup in 
MC simulation, use of normal corners and 100 runs are usually enough. Saving mismatch 
data for performance analysis is recommended and the “save data to allow family plots” 
option is necessary for plotting normal distribution graphs, as shown in Figure 2.7.  
17 
 
Figure 2.7 MC simulation setup in cadence 
2.3.3 Offset Analysis 
 Random offset is caused by mismatches among equally placed transistors. The 
parameters Vth (threshold value) and µCox are measured, and the resulting distribution of 
Vth is shown in Figure 2.8 [21].  
Normal distrubution
Vth_average Vth
ΔVth
 
Figure 2.8 Gaussian distribution of Vth 
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Gaussian distribution is usually associated with an average value and sigma value, 
and models showed that this sigma value was inversely proportional to the square root of 
the product of width and length (area). AVth itself depends on the process technology, so it 
is a constant for a given process [21].  
                                            2( )ds gs th
W
I K V V
L
= −                                     (3) 
                                               
th
th
V
Av
WL
  =                                                (4) 
                                           4~
thV ox B
A t N                                                  (5) 
Parameter NB is the doping level of substrate, tox is the oxide thickness. For smaller 
channel length L, the doping level increases but tox decreases. In this comparator design, 
in order to minimize the offset caused by Vth shift, tying source body together is used for 
PMOS transistors. Such that the body effect can be eliminated as the voltage of source and 
the voltage of bulk is under the same level.  
 Similarly, other transistor parameters following this trend can be expressed as 
shown in Eq. (6) and (7) [21].  
                                              K
K
A
WL
  =                                                      (6) 
                                             
2 2
1 1
WL
WL
A
W L
  =
+
                                             (7) 
For example, for a PMOS transistor, the AVth value can be about 0.005μm while the 
AWL value is 0.02μm, so transistor size clearly dominates random offset variation. It is also 
important to know that the Pelgrom parameters are generally higher for NMOS than for 
PMOS.  
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2.3.3.1 Random Offset in differential pair 
VDD
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Figure 2.9 Typical first stage of pre-amplifier 
Figure 2.9 shows the first stage of a pre-amplifier. Suppose R1 and R2 have 
mismatch such that 
                                         1 2R R R= +                                                         (8) 
The differential gain is then 
                                             
2
tail
od
I
V R=                                                     (9) 
Suppose each of M1 and M2 has a transconductance gm. The transconductance can 
transfer an offset voltage Vos to a current. The current equals to Vod divided by R1. This 
situation can be expressed as 
                                               
1*
od
os
m
V
V
g R
=                                                     (10) 
Substituting Eq. (9) into Eq. (10), we obtain Eq. (11) 
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g
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                                          *
2
gs th
os
V VR
V
R
−
=                                          (12) 
Eq. (12) indicates that input pair transistors should be designed for high gain, 
meaning that the transistor has a small Vgs-Vth. So with respect to decreasing Vos, strong 
inversion is not recommended for input-pair biasing; only moderate inversion or weak 
inversion is suggested. Indeed, for weak inversion, the MOSFET behaves like a bipolar 
transistor whose offset voltage is dramatically smaller than that of a MOSFET in strong 
inversion, because it has larger area, and better gm efficiency is internally performed [20]. 
Further deduction can be made, producing the result shown in Eq. (13). 
                     ( )
2
gs th
os th
V V R K WL
V V
R K WL
−   
=  + + +                               (13) 
Notably, these factors may occur under worst case because they are not related 
and cannot be summed and therefore cannot cancel one another. 
2.3.3.2 Random Offset in current mirror 
Iref
  
                    Figure 2.10 Common NMOS current mirror 
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The offset in a current mirror can be similarly described by  
                               
( )
2
out th
gs thout
I V K WL
V VI K WL
   
= + +
−
                                  (14) 
 Eq. (14) tells us that, to have a good matching, the Vgs-Vth value of current mirror 
should be large enough to minimize offset between them. Since Iref remain constant, we 
usually increase the length of the mirror pairs to achieve larger Vgs-Vth.  
2.3.3.3 Systematic Offset in current mirror 
In addition to random offset, systematic offset is also important from a design 
consideration. Usually, systematic asymmetry causes systematic offset, and it can be 
eliminated with a careful design.  
For example, in a current mirror, there are two types of systematic offset. Figure 
2.11 [21] shows that even without random offset a small difference between Vds will lead 
to a current difference, an effect called channel length modulation. The larger the channel 
length, the flatter the plot will be and the smaller the mismatch. 
Ids  
Vgs 
Vds2 Vds Vds1 
ΔI
 
Figure 2.11 Ids vs Vds with channel length modulation 
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Figure 2.12 Resistance between supply lines 
Also, in a real layout scheme, supply line resistance can also cause a mismatch, as 
shown in Figure 2.12. The voltage drop across Rs will decrease the actual value of Vgs of 
M3, making the actual gate to source voltage smaller. And because it occurs in every circuit, 
we can consider it as a systematic offset.  
2.3.3.4 Systematic offset in a single-ended output stage 
Vo1
M3
M4
M2 M1
 
Figure 2.13 Second and third stage of pre-amplifier 
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The size ratio between M3 and M4 and that between M1 and M2 are important, as 
shown in Figure 2.13. If we have M2:M1 = 2:1, current flows through M4 will equal current 
flows through M3. In this case, when the comparator is switching, the capacitance at Vo1 
will be charged or discharged, expressed as sink and source ability. If the size ratio between 
M3 and M4 is not 1, then the Vds,sat value between them will be different, so the ability to 
increase voltage at node Vo1 will be different. This systematic offset can be cancelled by a 
proper design.  
2.4 Offset Trimming  
Trimming is using special methods to cancel unwanted effects. With respect to 
offset trimming, an intentional added offset can be used to cancel existing offset, so we 
must determine how to detect the original offset and cancel it. 
 Input pair trimming is used for comparator offset trimming, and to do this we can 
either control the resistor value in each first-stage branch or perform input pair trimming 
on the second stage, referred to as a fine trim. We call it fine trim because the offset added 
on the second stage will be divided by the first stage gain.  
2.4.1 Trimming Algorithm 
Figure 2.14 portrays an input pair comparator offset trimming scheme in which a 
constant size drain switch (CDS) is currently used. A trimming search algorithm can be 
categorized into either linear search of binary search.  
2.4.1.1 Linear search 
Linear search, also called sequential search, consuming most time among search 
methods. The method is to increase the trimming bit from one end until the comparator 
flips [15]. This method sweeps linearly, and while it uses simple and straightforward logic, 
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it wastes time because it must sweep completely from the bottom to the top to cover every 
bit. 
2.4.1.2 Binary search  
Starting from the most significant bit (MSB) toward the least significant bit (LSB), 
we tag the comparator output as a high or low one at the beginning. If it is high, we will 
try to find which bit can make the comparator output change from high to low, and vice 
versa. We will compare the output generated by the middle trimming bit with the target 
value. Then we can determine the half in which the target cannot exist and keep searching 
with the other half. Again, we can take the middle point to repeat the same thing until we 
find the LSB. This algorithm uses logic similar to that of a successive-approximation 
analog to digital converter [16], and it is more complicated but more time-efficient than a 
linear search because once the matching requirement is met, the search will stop and results 
will be returned. In this study, the binary search method was implemented for a trimming-
bit feedback loop. Appendix A shows how it works. 
2.4.1.3 Newton’s search 
Compared to the above mentioned two methods, Newton’s search is the most direct 
method for determining a trimming code. If trimming curve linearity is good enough, it 
will be easy to predict trimming codes by calculating the offset that can be detected. For 
example, if the trimming range is X and total number of trimming bits is A, the total number 
of trimming steps is X/A. We assume a detected offset voltage of Y, then Y/(X/A) can be 
easily calculated, and it would be the desired trimming bit. The more linear the trimming 
curve, the more accurate the trimming bit will be, meaning that the integral nonlinearity 
(INL) requirement for trimming curve must be extremely high, or else the trimming code 
based on the calculation would most likely fall into other step ranges. The detailed 
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Newton’s search algorithm is described in Appendix B.  
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Figure 2.14  Pre-amplifier stage & Input pair scheme 
 Figure 2.14 shows an input pair trimming part using drain switches. Transistors in 
red are the main input pairs that are always connected, while the black transistors are 
trimming input pairs whose sizes are binary-weighted. Instead of using ten bits to control 
all switches, a waste of register area, six bits for controlling signal and gate logic are 
implemented in Figure 2.14. The MSB of the control signal is a pseudo bit for generating 
the actual control signal tl<4:0> for the left side switches and tr<4:0> for the right side 
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switches, i.e., if PMOS is used as a switch, when the MSB is zero, tl<4:0> is always zero, 
opening trimming transistors on the left side. While tr<4:0> depends on the t<4:0> value, 
so offset is created purposefully. Before trimming, t<5:0> is set to 100,000, meaning that 
all trimming pairs are on to have the largest size of input pairs.   
2.4.2 Auto-calibration Block 
 
 
Figure 2.15 Offset auto-calibration 
 Figure 2.15 shows the auto-calibration block in which cal_done controls switch S1 
and S2. When cal_done is low, the comparator goes into calibration mode, S1 is off, S2 is 
on, and the comparator inputs are shortened to a common voltage, the desired reference 
voltage. When cal_done is high, S1 is on, S2 is off, and the comparator works normally, 
and the comparator output is sent out through a buffer. During calibration mode the control 
block controls the trimming algorithm written with MATLAB coding. Depending on the 
comparator output logic (high or low), the control block generates a new trim code after 
receiving the output result. A clock signal is implemented on the control block to show a 
suitable period for the comparator to settle down after a new trim code is applied. The 
trimming process can be described as: denote the first logic level, then change the trimming 
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bit to see at which bit the first logic level changes to the opposite value in a binary-search 
method. After trimming, the offset value should not be larger than the step size between 
two bits. 
Table 2.1 Comparator transistor size 
Transistor number W/L (um) Transistor number W/L (um) 
M1 (0.5/0.4) *2 M10 (3.6/1) *2 
M2 (5/0.7) *20 M11 (1/1) *4 
M3 1/1 MI1,2 (1/1.8) *32 
M4 (1/1) *4 MI3,4 (0.5/2.5) *16 
M5 (5.5/7) *16 MI5,6 (0.5/2.5) *8 
M6 5.5/7 MI7,8 (0.5/2/5) *4 
M7 (5.5/7) *8 MI9,10 (0.5/2/5 *2) 
M8 5.5/7 MI11,12 (0.5/2/5) *1 
M9 (3.6/1) *2     
 
2.4.3 Transistor Size Table 
The sizes of transistors in the comparator are listed in Table 2.1. As mentioned 
earlier, the sizes of M3 and M4 are proportional to the current flow through each branch; 
the transistor used for current mirror should have a large length to achieve better matching. 
The input of main pair sizes is large enough to minimize the offset effect due to Δ(WL), 
and it is also important to use large-sized main pairs to achieve small sigma variation in 
MC simulation. Otherwise, the trimming range must be extended by designers, and the 
number of trimming bits will increase a great deal. The transistors used in the trimming 
branches are binary-weighted sizes. Six trimming bits are used, with one sign bit and five 
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trimming bits, and calculation of the trimming bits is based on the MC simulation. For 
example, MC simulation would be run to obtain the sigma value, as shown in Figure 2.16.  
 
Figure 2.16 Comparator offset sigma value 
Since the six-sigma value will then be 12.6mV, in order to achieve the target (trim 
offset to 0.5mV in six-sigma range), 12.6mV / 0.5mV = 25.2 bits are required for half side. 
Since offset can be either positive or negative, a total of about 50 decimal trimming bits is 
necessary, and six binary bits (26 = 64) can cover this value.  
2.4.4 Simulation Result 
 
Figure 2.17 Trimming range vs. trimming bits 
Figure 2.17 shows the simulation results, showing that the total range is enough to 
cancel 12.06mV with a step size less than 0.5mV. This is only an offset voltage vs. 
trimming bits plot, and the comparator has yet not been trimmed. If the trimming algorithm 
29 
is correct, an after-trimming offset should be expected. In addition, CDS was used for this 
example, and other types of switches remain to be explored.  
Notice that before trimming we also must run process, voltage, and temperature 
(PVT) variation simulation to predict the offset voltage over corners. Ideally, there should 
not be too much movement because we do not have mismatch in this simulation, although 
we must be careful about systematic error that could result in larger offset, as mentioned 
before. 
             Table 2.2 lists the PVT simulation results. In Table 2.2, the absolute value of offset 
voltages moves from 10μV to 90μV, which is an acceptable value. With respect to other 
parameters, in the nominal case, the total quiescent current is 15.5μA and the propagation 
delay time is 89nS. If a higher quiescent current is used, the offset without trimming would 
improve, mainly because the current created by the current mirror matches better. However, 
since we will trim it, there is no need to consume too much current as long as we make the 
original comparator offset trimmable. Also, this is not directly related with trimming, the 
topic of focus, so no further discussion is needed.  
Table 2.2 PVT simulation of comparator 
 Results  
Parameter Condition Min Typ Max Unit 
Input offset PVT -10 -30 -90 μV 
Propagation delay PVT 46.46 89.59 99.7 nS 
Supply current low PVT 15.04 15.29 15.38 μA 
Supply current high PVT 15.35 15.74 15.84 μA 
Hysteresis PVT 14.3 17.02 21.34 mV 
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CHAPTER 3.    TRIMMING APPLICATION WITH MATLAB AND 
CADENCE  
3.1 MATLAB for Offset Trimming 
One method to perform offset trimming is to use MATLAB for the digital work 
and Cadence Virtuoso for the analog work. MATLAB can “wake up” Cadence when it is 
needed, and the simulation results can be returned to MATLAB for analysis.  
Open Command Environment for Analysis (OCEAN) allows setting up, 
simulating, and analyzing circuit data without using Virtuoso Analog Design Environment 
L (ADE L), XL, or GXL. The basic idea would be to write MATLAB commands to execute 
OCEAN script in Cadence. OCEAN was written with the SKILL language, the same 
language used in the Cadence environment to describe circuit settings, and circuits netlist 
creation is based on SKILL commands. We can save SKILL script files from ADE L 
settings and call a script to perform the same function as ADE L.  
 
Figure 3.1 Save OCEAN script from ADE L 
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Now we should be able to start the OCEAN script from within MATLAB. If we 
have an open MATLAB window in Windows system, there is a MATLAB command DOS 
which will allow execution of a command in the Windows shell. From the Windows shell, 
plink (part of Putty) can be used to execute the Ocean script on the Linux server that runs 
Cadence. The MATLAB code to perform this sequence is as follows: 
Using command “strcat” in MATLAB can create the complete command to be 
executed in a MATLAB variable called cmd for better organization and readability. 
bin_2.ocn is the OCEAN file having all the settings used for offset trimming. 
However, if the MATLAB code is executed , while Cadence can run the OCEAN 
script, the results are not returned to MATLAB, so a command should be added to Ocean 
Script that saves the desired Cadence results to a file to be read into MATLAB. Use the 
command “ocnPrint” in the OCEAN script as follows: 
In this example, bin_2_result specifies the filename to be written and comp_out is 
the after-trimming offset value.  
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;')  
dos(cmd); 
 
ocnPrint(?output "./bin_2_result" comp_out ?precision 15 ?numberNotation 'none 
?from 1m ?to 10m) 
exit 
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Now commands must be added to the MATLAB file to read and parse the file 
written by Cadence. Command “fopen” can read back the result files you just saved by 
using the command “fscanf” to read the value back and save it to a variable.  
With this method, binary search trimming algorithm can be implemented for 
comparator offset trimming. Coding details can be found in Appendix A. 
However, with this type of design, there is always a one-bit selection accuracy 
issue, the so-called resolution error. For example, Figure 3.2 depicts such an error case.  
 
Figure 3.2 Resolution error in binary search 
In this case, the offset is between trimming bit 24 and trimming bit 25. Bit 24 gives 
a low value and bit 25 gives a high value. Technically, both bits 24 and 25 are available, 
although our algorithm always chooses the left one (bit 24).  
filename = '\\h10.ece.iastate.edu\xygong\lala_offset'; 
fid = fopen(filename,'r'); 
A = fscanf(fid,'%e',[1 inf])'; 
t(i) = A(:,1); 
fclose(fid); 
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The Monte Carlo (MC) simulation data without adding one more bit indicates that 
an offset mean value much larger than 0 (deviation from origin) always exist. This is not 
what we want if we consistently choose left bit for all cases. In this example, we are using 
trimming bit 24 to 26, which means lower range of trimming curve is used. In this range, 
the right-side bit is always a better choice, and it will not make the left-side one too strong 
to deviate from the value we need.  
However, when the higher range is chosen, we need not add one more bit after 
trimming, because, if we add one more bit, the right side will become too strong and make 
the offset value much smaller than original value.   
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CHAPTER 4.    INPUT PAIRS TRIMMING SWITCH COMPARISON 
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Figure 4.1 Control logic and trimming switch structures: (a) switch control logic, 
(b) drain switch, (c) gate switch, (d) source switch, (e) split-source switch 
Four types of input pair trimming switches: constant size drain switch (CDS), 
constant size gate switch (CGS), source switch, and constant size split source switch (SSS) 
are shown in Figure 4.1. The source switch includes a constant size source switch (CSS) 
and a binary-weighted size source switch (BSS). 
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4.1 Scheme Comparisons 
4.1.1 Linearity 
Maximum trimming step size determines the offset resolution after trimming, and 
the step size of offset trimming bits is inherently determined by to what extent the gm of the 
trimming bits can affect the gm of the main input pairs. Technically, the step size should be 
linear and kept constant, because the trimming input pairs are binary-weighted and the main 
input pairs always work in saturation region. However, because of the non-linearity issue, 
the trimming step size may increase to a value that is larger than the required after-trimming 
offset voltage. The drift of voltage Vb shown in Figure 4.1 causes non-linearity. Suppose 
there is an offset voltage on the left side; as the offset voltage increases, to keep the same 
Vgs of input transistors, the Vb will increase so that the Vds of tail transistor M5 will decrease. 
Because M5 operates in the saturation region, and it is influenced by channel length 
modulation effect, the tail current can be expressed as: 
                                  
1 2( ) (1 )
2
ds p ox gs th ds
W
I C V V V
L
 = − +  
                                 (15) 
The resulting tail current will decrease slightly because of the small variation in 
offset voltages, this minor variation will significantly change the gm value, as shown in Eq. 
(16). 
                                         2m OX ds
W
g C I
L
=                                              (16) 
When we sweep trimming bits, the step size between two adjacent bits is one LSB 
different. From the analysis above, it can be deduced that the least significant bit (LSB) of 
gm changes for every bit, so that the step size varies and the linearity of the CDS and CGS 
structure is affected by Vb variation. However, apart from this, the input pairs with source 
switches may also be affected by source degeneration effects because switches function as 
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linear resistors to degenerate input gm, so the difference between CSS and BSS must be 
considered.  
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For example, assume for CSS that the gm of LSB is Gm1, and since the trimming 
input pairs are binary-weighted, the transconductance of the second branch Gm2 should be 
two times of Gm1, while  
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Since the actual gm of second branch is therefore smaller than the desired value, non-
linearity in step size is introduced, but it could be minimized by two methods. 
The first method is to use BSS. Switches are sized in binary-weighted style to make 
the (1+gm*Ron) term constant and Ron is inversely proportional to the (W/L) ratio in Eq. (18). 
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The second method would apply another structure called SSS. Instead of putting a 
switch at the source node, it is placed at the gate node and the input pairs are split into two 
transistors, as shown in Figure 4.1 (e). Typically, the (W/L) split ratio is easy to calculate 
using 
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Figure 4.2 Testbench for gm calculation (a) single transistor with size (W/L), (b) split 
source, Idc biased, (c) split source, (Idc + ΔI) biased 
But if Vth varies significantly with length, the equalized (W/L) ratio cannot be 
calculated with Eq. (21), and the testbench shown in Figure 4.2 can be used. (L1 + L2) does 
not necessarily equal to L if 
                                                 mI V g  =                                                                 (22) 
where gm is the transconductance of the transistor in Figure 4.2(a).  
Non-monotonicity issues can occur in the CSS structure. For example, consider 
what happens between trimming bit 15 (001111) and trimming bit 16 (010000). In that case, 
according to the switch control logic, the left side switches are all on and bit 16 opens most 
significant bit (MSB), while bit 15 opens all bits except MSB. Typically, bit 15 should 
generate larger offset because  
                                       1 1 1 1 12 4 8 16m m m m mg g g g g+ + +                                      (23) 
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In other words, the gm mismatch between the left side and the right side at bit 15 is 
larger than that at bit 16, while source degeneration makes this inequality also depends on 
Ron. 
1 1 1 1 1
1 1 1 1 1
2 4 8 16
1 1 2 1 4 1 8 1 16
m m m m m
m on m on m on m on m on
g g g g g
g R g R g R g R g R
+ + + 
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                (24) 
              1 0.00666m ong R                                            (25) 
If Eq. (25) is valid, a non-monotonicity issue will arise, and although it is related to 
both gm and Ron, we can optimize Ron to make it sufficiently small using transmission gate 
switch instead of single transistor switch. For equal PMOS and NMOS sizes, NMOS Ron is 
about one-fourth that Ron of PMOS due to different mobilities of charge carriers (for 
GlobalFoundry 0.13μm process), so the total parallel Ron of the transmission gate is much 
smaller than the Ron of a single PMOS.  
However, non-monotonicity may not be an issue for both the linear search algorithm 
and the binary search algorithm. For the linear search algorithm, even though we might 
begin searching from least bit to largest bit or from largest bit to least bit, the trimming bit 
can always be found, showing existence of two available trimming bits. If, however, we can 
certify that the step size is small enough, this should be a valid approach. For the binary 
search this is also not a problem because the algorithm can always determine the best 
trimming code and make sure that the comparator offset after trimming is smaller than one 
step size. But, for the Newton’s search, the chosen bit may generate an unwanted offset 
voltage if non-monotonicity occurs.  
Integral nonlinearity (INL) and differential nonlinearity (DNL) define linearity 
quality for different schemes, as expressed in Eq. (26) and Eq. (27).  
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If INL has a high enough quality after one offset measurement, the trimming bit can 
be calculated and applied directly (Newton’s search), and the difference between the actual 
trimming curve and the ideal curve at each code should be acceptable. Large DNL similarly 
makes a resolution limitation. Once the trimming bit has been selected, the offset voltage 
after trimming should lie within that step range, and the quantization error, half of step size, 
should be tolerable. 
4.1.2 Trimming Range 
Trimming range (TR), determining total trimming bits that should be used, is usually 
estimated before design. If it is assumed that after-trimming offset is within one LSB voltage 
at a six-sigma range, then Monte Carlo (MC) simulation can be run to obtain one-sigma 
value. Six-sigma value is then the maximum-achievable offset voltage Vmax. Trimming bit 
N can be expressed as  
                                       max2 * 2
N
LSBV V                                                         (28) 
Vmax must be multiplied by 2 because offset adds randomly to both input Vp and Vm. 
If TR is large enough, linearity is more critical than TR in achieving better resolution. 
4.1.3 GBW 
Pre-amplifier gain bandwidth product (GBW) determines how fast a comparator 
can make a decision, charge its output capacitor, and settle the output. Bandwidth (BW) is 
decided by first stage output impedance and loading capacitor, and all structures except 
CDS have the same BW because the input pairs are directly connected to the first stage 
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output. The BW of CDS may change a lot because its switch transistors are connected to 
the first stage output and total capacitance varies for different trimming bits. However, 
considering that the main input pairs are always on and their sizes are much larger than the 
combination of the trimming input pairs, this variation can be neglected. Table 4.1 shows 
that CDS and CGS produce similar values for GBW, implying that BW should be similar 
because these two structures have the same gain. For CSS, GBW becomes lower due to 
source degeneration, but the transmission gate switch with smaller Ron can help result in 
less gm drop.   
4.1.4 Area 
A single transistor switch was not available for a source switch because of non-
monotonicity problem and gm degeneration issue. Although a transmission gate switch 
could tackle these two problems, the total area would be larger. For BSS, its performance 
is even better than CSS with a transmission gate, but more area is needed for the larger 
switch size. 
4.2 Simulation Results 
4.2.1 Trimming Curve 
Table 4.1 summarizes properties of different switch scheme trimming curves, and 
Figure 4.3 shows that CGS and CDS have nearly the same good linearity. Effective 
trimming range means that only six sigma value offset is considered. In our case, six-sigma 
value is 12.48mV as calculated in last chapter. In order to compare INL and DNL of four 
types of switches, we should make them have similar effect trimming range. In Table 4.1, 
CSS always has the worst INL, which means they are not suitable for Newton’s search, 
because the trimming resolution is very poor. The DNL, as defined, should be smaller than 
LSB, otherwise after-trimming offset voltage will be larger than target step size. According 
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to Table 4.1, CGS and CDS have the best DNL result, but CGS has the best INL result. In 
a word, CGS is the best switch structure to be applied. In Figure 4.3, different trimming 
curves are shown. As expected, CDS and CGS have the best linearity and resolution. 
Compared to CSS, BSS improves the linearity a lot.  
Table 4.1 Nominal case different trimming schemes parameters 
Scheme INL DNL Effective TR (mV) GBW(GHz) 
CDS 1.67 0.97 12.78 6.289 
CGS 1.59 0.96 12.78 6.217 
SSS 1.70 0.98 12.63 6.167 
CSS 2.54 0.99 12.53 5.461 
BSS 1.57 0.94 12.83 5.963 
 
 
 
 
 Figure 4.3 Offset trimming curve comparison between five types of switches  
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Figure 4.4 Effective trimming range 
4.2.2 Post Trimming Offset with Binary Trimming Algorithm 
We obtained post-trimming simulation results using the MATLAB trimming 
method introduced in preceding chapters. With 300 random offset values generated and 
totaled up at the input pairs, the binary search algorithm (see Appendix A) can start 
Cadence and obtain the after-trimming offset value for different input pair switch schemes.  
In order to mimic real offset case, we can generate both process variations and 
random variations. Also, in order to show the trimming range limitation, we can purposely 
change the offset generated to a larger value. The histogram of offset we generate is shown 
in Figure 4.5. It shows that except for 3 points that are beyond trimming range, all others 
are distributed as a mix of normal distribution and uniform distribution. These 3 points are 
circled to make intentional calibration errors, and they should not be trimmable. Offset 
normal distribution is due to random variation, and offset uniform distribution is due to 
process variation.  
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Figure 4.5 Before trimming offset generation 
 
(a) CGS 
 
(b) CDS 
Figure 4.6 After trimming offset for (a) CGS; (b) CDS; (c) BSS; (d) SSS; (e) CSS 
Figure 4.6 shows the after trimming offset results for five types of switches. Each 
of them has 3 points out of range due to intentional offset we added. We can see from the 
simulation histograms and the summarization table that CDS and CGS exhibit the best 
equivalent performance. For CSS, even though INL (shown in Table 4.1) is bad, the after 
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Figure 4.6 continued 
 
(c) BSS 
 
(d) SSS 
 
 
(e) CSS 
trimming offset target is met because DNL is less than 1. With almost same trimming range 
for all five types of switches, the offset trimming target is achieved. Notice that, CSS has 
one advantage: area is the smallest among five types of switches. This is because of 
nonlinearity issue. If same trimming transistors are used like other four types switches, the 
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trimming range of CSS will be bigger. CSS without resizing has about 20mV trimming 
range. In order not to over design trimming range, we can decrease CSS trimming 
transistors sizes. In this way, we will have similar trimming ranges for different switches, 
and it makes sense to compare linearity between them.  
In order not to over design trimming range, we can decrease CSS trimming 
transistors sizes. In this way, we will have similar trimming ranges for different switches, 
and it makes sense to compare linearity between them.  
        In general, CGS is the easiest type of switch to be designed, and it exhibits the best 
performance when evaluated by both theoretical analysis and simulation results. The 
linearity of CGS is one of the best, and the after trimming offset target can be met. Table 
4.2 shows the after trimming offset summary. The intended out of range offset is not 
included in Table 4.2. From results, all switches can achieve the trimming target.  
Table 4.2 After trimming offset voltage summary 
Maximum after trimming offset voltage (mV) 
Switch Binary trimming 
CDS 0.461 
CGS 0.423 
CSS 0.488 
SSS 0.455 
BSS 0.458 
 
           In Table 4.2, the offset voltage after applying the cancellation technique of this study 
is compared with previous comparator offset cancellation procedures. The after-trimming 
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offset value is determined by the target set and the trimming bits that can be implemented. 
In other previous works, different offset cancellation techniques are applied. In proposed 
design, 500μV offset can be achieved as the step size is smaller than 500μV. In [22], A 
body-voltage trimming method is proposed as a high-resolution offset cancellation 
technique. The core idea is to use an analog feedback to change the body voltage so that 
the threshold voltage can be changed. In [23], a trimmable latch body voltage so that the 
threshold voltage can be changed. In [23], a trimmable latch comparator is presented, and 
the current flow through one branch of the comparator is trimmed by current mirrors ratios. 
Also, a feedback is necessary for detecting the offset 
Table 4.3 After-cancellation offset compared with other comparator circuits 
Item  This work Ref [22] Ref [23] Ref [24] Ref [25] 
Technology 
Analog 
0.13μm 
CMOS 
Analog 
0.18μm 
CMOS 
Analog 
0.18μm 
CMOS 
Analog 
CMOS 
Analog 
0.18μm 
CMOS 
Offset 500μV 750μV 1.1mV 1mV 2.3mV 
Power 
supply 
3.3V 1.8V 0.5V ±5V 1V 
Power 
consumption 
49.5uW N/A 28.5uW N/A 90uW 
 
voltage. It can work under extremely low voltage and has the lowest power consumption. 
In [24], a trimming technique using floating gate and tunnel effect can be implemented to 
the entire system and can trim total offset. A parallel trimming method based on analogue 
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non-volatile memory is realized. In [25], Using similar body-voltage trimming idea, no 
extra trimming quiescent current is needed. Also, for a latched comparator, it can operate 
in a 5GHz high speed, but it consumes largest power, even under the lowest supply voltage.  
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CHAPTER 5.    OP AMP OFFSET TRIMMING WITH BINARY SEARCH  
5.1 Op Amp and trimming block structure 
A simplified folded cascode amplifier with trimming blocks is shown below, and 
the trimming application should be different for operational amplifiers (Op amps) because 
input pairs cannot be trimmed. To achieve constant GBW and good stability, the input gm 
should be constant, but the gm will also vary if the input pair sizes are changing. Although 
trimming pairs cannot be implemented at the input stage, it can be implemented at the 
cascode stage. 
Trim A
Trim B
buffer
VSS
Vo
Vin- Vin+
a
b
d
e
VDD
c
f
M1 M2
M3
M4
M5 M6
M7 M8
M9
M10
 
Figure 5.1 Op Amp structure 
a
b
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(a) Trim A block 
d
e
f
Mt10Mt9Mt8Mt7
 
(b) Trim B block 
Figure 5.2 Op Amp with trimming blocks (a) Trim A (b) Trim B  
5.2 Op Amp trimming analysis 
Two trim blocks were used. Trim A is a fine trim including least significant bit 
(LSB) and Trim B is a coarse trim including most significant bit (MSB). A gate trimming 
switch is applied, and two switches controlled by two inverted signals can control one 
trimming branch. In Trim A, PMOS is used as switches, while in Trim B NMOS is used 
as switches. There is no need for a transmission gate, and the trimming transistors can be 
shortened to VDD/VSS or connected to the main pairs through gate connections. Transistor 
sizes in both Trim A and Trim B should be carefully selected so that the difference between 
offset generated by the smallest coarse trim bit and largest fine trim bit is smaller than one 
LSB. Otherwise, the entire range cannot be covered.  
Trimming bits were calculated in same way, and Monte Carlo (MC) simulation is 
used to estimate the potential sigma. Our goal is to trim the offset of this Op Amp to be 
smaller than 25μV at a three-sigma value. Based on the simulation, the sigma value is 
2.51mV, i.e., three-sigma value would be 7.53mV. This means that the total number of 
decimal values required for covering half of total trimming range would be 7.53/0.025 = 
301.2. So, considering that the offset can be either positive or negative, ten binary bits are 
needed, and each side would have 512 trimming decimal bits.  
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In the comparator offset trimming scheme, the offset is directly added to input pairs 
so we can easily recognize that the offset generated is proportional to transistor size. 
However, if trimming blocks are not directly implemented on input pairs, the linearity of 
the trimming decimal bits versus offset voltage should be examined, because we always 
want the trimming curve to be as linear as possible to support adequate estimation of the 
trimming range and the smallest step size. However, if we apply the trimming blocks to 
cascode stages, the linearity is still good enough, as proved by the following proof: 
VSS
-Vos*gm/2 Vos*gm/2
VDD
I1 I2
Io
Vo
Mx My
 
Figure 5.3 Op Amp trimming on cascode stage 
Suppose that 
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In these derivations, m is the transistor size that can be controlled by trimming bits, 
and it is proportional to the (W/L) ratio of the transistors. From the equations, we can see 
that trimming on both sides should have good linearity between the offset value and the 
decimal trimming bits.  
             Similarly, the trimming transistors are binary-weighted sized, and 1024 is the total 
decimal trimming-bit range. At the middle point, 512 should ideally represent zero offset. 
However, instead of adding trimming branches on both sides as we did for the comparator, 
and it is also possible to equip only one side with a trimming adjustment. Even though the 
offset can be either positive or negative, it is still trimmable with one-sided trimming 
method. In Figure 5.1, we set M9 and M10, as well as M3 and M4, to initially be intentionally 
asymmetrical. After adding the MSB of each trim block, the offset generated by asymmetry 
can be cancelled, meaning that the offset voltages generated equal, namely, M4 + Mt6 = 
M3, M10 + Mt10 = M9. In this way, binary trimming bit 1000100000 (544), rather than 
1000000000 (512), should be the “middle” point where no offset exists. Binary trimming 
bit 0000000000 (0) will generate the largest negative offset and binary trimming bit 
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1111111111 (1023) will generate the largest positive offset. The only disadvantage of one-
sided trimming is that the trimming range will be unsymmetrical because the middle point 
is not 512, but this may not be a problem if the trimming range is large enough to cover 
three-sigma offset voltages. In other words, if the missing range is not used, the three-
sigma offset is still trimmable.  
5.3 Transistor size summary 
In Table 5.1. We can see that M3 and M4, or M9 and M10, do not have the same 
size. Transistors in the trimming blocks are binary-weighted.  
Table 5.1 Op Amp transistor size 
Transistor number W/L (um) Transistor number W/L (um) 
M1 (12/1) *6 Mt1 0.16/64 
M2 (12/1) *6 Mt2 0.16/32 
M3 4/1 Mt3 0.16/16 
M4 0.85/4 Mt4 0.16/8 
M5 2/0.8 Mt5 0.16/4 
M6 2/0.8 Mt6 0.16/2 
M7 4/0.6 Mt7 0.16/38 
M8 4/0.6 Mt8 0.16/19 
M9 1/3 Mt9 0.16/9.5 
M10 0.8/3 Mt10 0.16/4.75 
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5.4 Simulation results 
 
Figure 5.4 Op Amp trimming range vs. trimming bits 
Figure 5.4 gives us a plot of offset vs trimming bits, showing that the trimming 
range is sufficiently large to cover 7.53mV, and the step size is less than 25μV, as expected. 
Non-monotonicity is not an issue with the binary search method either, because the 
trimming method can always find a correct solution. Using the same MATLAB method, 
we can obtain the histograms shown in Figure 5.5 for both before-trimming offset and 
after-trimming offset. Results show that the maximum after-trimming offset is 23μV after 
500 runs, which is the desired target.  
 
(a) offset before trimming 
Figure 5.5 Op Amp before and after-trimming offset voltage histogram 
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Figure 5.5 continued 
 
(b) offset after trimming 
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CHAPTER 6.    CONCLUSION 
This paper has introduced a comparator that includes a self-trimming algorithm. 
The auto-calibration system can be widely used to achieve precise small offset target. For 
the comparator, the design is implemented on GlobalFoundry 0.13μm process, and the 
design details are analyzed, focusing on offset voltage. Trimming is applied with 
MATLAB and Cadence, and trimming methods are analyzed and explained. Binary search 
algorithm is the core part of trimming digital blocks. Detailed coding is listed in Appendix 
A and B. The MATLAB method is implemented for five distinct types of trimming branch 
switches. The characteristics of each one is analyzed, and simulation results are evaluated 
and compared. From these results, we determine that a constant size gate switch (CGS) is 
the optimal choice for trimming switch control.  
Then, using a similar approach, operational amplifier (Op Amp) trimming is 
evaluated using MATLAB to achieve the desired target. The differences between trimming 
a comparator and an op amp are pointed out with analysis and transistors level application.  
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APPENDIX A. BINARY SEARCH MATLAB CODE 
vos_p = rand ([1,300]) * 0.019 - 0.0095; 
vos_r = randn ([1,30]) * 0.001; 
vos = vos_r + vos_p; 
for i = 1:300; 
    vos(i) = vos_g (1,i); 
    trim_value(i) = 32; 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;')  
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\bin_2_result'; 
fid = fopen(filename,'r'); 
A = fscanf(fid,'%e',[1 inf])'; 
t(i) = A(:,1); 
fclose(fid); 
if t(i) > 1 
    compout(i) = 1; 
else 
    compout(i) = 0; 
end 
if (compout(i) == 1); 
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    left_bit(i) = 0; 
    right_bit(i) = 31; 
    p(i) = 1; %polarity 
else 
    left_bit(i) = 32; 
    right_bit(i) = 63; 
    p(i) = 0; 
end 
    trim_value(i) = floor((left_bit(i) + right_bit(i))/2); 
    T(i,1) = trim_value(i); 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;') % 
measure high or low 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\bin_2_result'; 
fid = fopen(filename,'r'); 
B = fscanf(fid,'%e',[1 inf])'; 
u(i) = B(:,1); 
fclose(fid); 
if u(i) > 1 % t, u,v ... = 3.3 or 0 
    compout(i) = 1; 
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else 
    compout(i) = 0; 
end 
if (compout(i) == 1); 
    right_bit(i) = trim_value(i) - 1; 
else 
    left_bit(i) = trim_value(i) + 1; 
end 
trim_value(i) = floor((left_bit(i) + right_bit(i))/2); 
T(i,2) = trim_value(i); 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;') 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\bin_2_result'; 
fid = fopen(filename,'r'); 
C = fscanf(fid,'%e',[1 inf])'; 
v(i) = C(:,1); 
fclose(fid); 
if v(i) > 1 
    compout(i) = 1; 
else 
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    compout(i) = 0; 
end 
if (compout(i) == 1); 
    right_bit(i) = trim_value(i) - 1; 
else 
    left_bit(i) = trim_value(i) + 1; 
end 
trim_value(i) = floor((left_bit(i) + right_bit(i))/2) 
T(i,3) = trim_value(i); 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;') 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\bin_2_result'; 
fid = fopen(filename,'r'); 
D = fscanf(fid,'%e',[1 inf])'; 
w(i) = D(:,1); 
fclose(fid); 
if w(i) > 1 
    compout(i) = 1; 
else 
    compout(i) = 0; 
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end 
if (compout(i) == 1); 
    right_bit(i) = trim_value(i) - 1; 
else 
    left_bit(i) = trim_value(i) + 1; 
end 
trim_value(i) = floor((left_bit(i) + right_bit(i))/2) 
T(i,4) = trim_value(i); 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/bin_2.ocn;') 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\bin_2_result'; 
fid = fopen(filename,'r'); 
E = fscanf(fid,'%e',[1 inf])'; 
x(i) = E(:,1); 
fclose(fid); 
if x(i) > 1 
    compout(i) = 1; 
else 
    compout(i) = 0; 
end 
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if (compout(i) == 1); 
    right_bit(i) = trim_value(i) - 1; 
else 
    left_bit(i) = trim_value(i) + 1; 
end 
trim_value(i) = floor((left_bit(i) + right_bit(i))/2); 
T(i,5) = trim_value(i); 
if (p(i) == 1) 
    final_trim(i) = trim_value(i) + 1; 
else 
    final_trim(i) = trim_value(i); 
end 
T(i,6) = final_trim(i); 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(final_trim(i))', ' vos=', 
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/lala.ocn;') 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\lala_offset'; 
fid = fopen(filename,'r'); 
F = fscanf(fid,'%e',[1 inf])'; 
aftertrim_offset(i) = F(:,1); 
fclose(fid); end 
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APPENDIX B. NEWTON’S SEARCH MATLAB CODE 
vos_p = rand ([1,300]) * 0.019 - 0.0095; 
vos_r = randn ([1,30]) * 0.001; 
vos = vos_r + vos_p; 
range = 12.5e-03 % trim range  
ave = range / 27 % step 
for i = 1:50; 
    vos(i) = vos_g (1, i); 
    if vos(i) >= 0 
        trim_value(i) = round (31 - vos(i) / ave); 
    else 
        trim_value(i) = round (32 + abs(vos(i)) / ave); 
    end 
cmd='c:\"Program Files"\PuTTy\plink -l xygong research-8.ece.iastate.edu' 
cmd=strcat(cmd, ' export trim_value=', string(trim_value(i))', ' vos=',            
string(vos(i)),';'); 
cmd=strcat(cmd, ' ocean -nograph -restore ~/ibm130/cmrf8sf/lala.ocn;') 
dos(cmd); 
filename = '\\h10.ece.iastate.edu\xygong\lala_offset'; 
fid = fopen(filename,'r'); 
A = fscanf(fid,'%e',[1 inf])'; 
t(i) = A(:,1); 
fclose(fid); end 
